Tuesday, October 30, 2018

Job: Senior ASIC/Layout Design Engineer, I at Synopsys Armenia CJSC Company

Location: Yerevan, Armenia

Category: Information Technology

Type: Full Time

Deadline: 30-Nov-18 12:00:00 AM

Salary: We offer competitive/ negotiable salary, + comprehensive medical insurance package for employee and his/ her family, including parents; Technical and English language trainings; comprehensive bonus plan, including Local Incentive plan

Description
Business Title ASIC/Layout Design Engr, Sr I

Requisition Number 19033BR

Hiring Location(s) ARMENIA - Yerevan

Job Category Engineering

Hire Type Employee

You will be part of a layout team developing physical layout of high speed analog integrated circuits. As mixed-signal layout engineer you will be exposed to SerDes PHY layout. As a designer of IP layout, circuits will be constructed so as to facilitate porting to multiple process nodes. Our environment is best in class with a full suite of IC design tools supplemented by custom, in-house tools supported by an experienced software/CAD team.
Applies company policies and procedures to resolve routine issues. Follows standard practices and specific, outlined, and detailed procedures in analyzing situations or data from which answers can be readily obtained. Normally receives detailed instructions on work, which is reviewed regularly by manager or more senior peers. Builds routine working relationships internally. Contacts are primarily with direct manager and other peers in the group or department.

Responsibilities
-Responsible for designing physical layout of custom analog and digital blocks for multi-Gb/s SERDES IP

RequiredQualifications
-In depth familiarity with layout of analog and mixed signal CMOS circuits
-Exposure to SERDES sub-circuit layout (i.e. RX, TX, PLL, etc…)
-Design for porting (i.e. design so as to enable ease moving layout across multiple foundry nodes)
-Knowledge of signal integrity issues (i.e. clock/data routes, differential routing, shielding)
-Aware of layout techniques to mitigate ESD, latchup
-Familiarity with custom digital layout (i.e. high speed logic paths)
-Knowledge of design for reliability (i.e. EM, IR, etc…)
-Knowledge of layout effects (i.e. matching, reliability, proximity effects, etc…)
-Layout tool: Custom Designer (similar to Cadence)
-Verification tools: ICV, Star-RCXT
-5+ years of relevant experience and BS/MS in Electrical Engineering or Computer Science.

Benefits

Job URL: iJob.am - Senior ASIC/Layout Design Engineer, I @ Synopsys Armenia CJSC

No comments:

Post a Comment